Home | Japanese | Site Map
Management | Worldwide Offices | Distributors
Panorama | Vista | Vista-PE | Visual Elite System Design | Visual Elite | Virtual-CPU | HDL Score
SystemC Design and Verification | Performance Modeling & Architecture Analysis | SoC Design | Hardware Design and Verification
News | Press Releases | Events
Supported Platforms | Support Information | Technical Support Center | Software Downloads
IP Partners | EDA & ESL Partners | Trainer Program | Training Partners | University Program
Worldwide Offices | Distributors |
subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link

 
Mentor Graphics and Summit Design Join Forces to Provide
Comprehensive ESL Flow
• Press Release • Open Letter to Summit Customers
• Acquisitions FAQs • Contact Information
   

Summit Design is a technology leader in Electronic Systems Level (ESL) design, with a proven track record going back to 1991.  As the pioneer in Register Transfer level (RTL) analysis, debug, and authoring technology, Summit Design has extended these capabilities to ESL, giving system designers and architects greater ability to predictably achieve better quality of results and reduce product schedule risks.

Summit Design provides a complete set of products and solutions that are based on the industry standard SystemC and targeted for combined hardware and software architecture design and analysis for multi-core System-on-Chip (SoC) and large-scale systems.

Vista is industry's first integrated development environment (IDE) truly designed for SystemC for combined hardware and software design. It significantly speeds up the design and debug of complex systems. Its unique data introspection, design exploration, Transaction Sequence Viewer™ (TSV) for transaction level modeling (TLM), and advanced SystemC aware debugging features make for more rapid understanding of the SystemC design and verification processes.

With Visual Elite System Design (VE SD) you can speed-up your SystemC design. Capture graphically and hierarchically your functional specification, performance model, transaction-level model, system architecture, or your next virtual platform using VE SD's powerful and easy to use block diagram and finite state machine editors.

Its built-in SystemC simulation and analysis enables comprehensive system and IP verification.

 
 

DeepChip.com Jul 20th, 2006 Summit selected on the DeepChip.com must-see companies list for DAC - by John Cooley

EE Times Jul 7th, 2006 Firm's initiative targets SystemC IP interoperability - by Dyland McGrath

SoC Central Apr 24th, 2006 Summit Design's Panorama VPD - by Clive Maxfield

Summit Design Licenses IBM PowerPC Models For Its SystemC IP Initiative To Enable Easier IP Selection, Integration and Interoperability - Sep 26th, 2006

Renesas Technology Renesas Technology Selects Summit Design’s Vista for SystemC Flow - Sep 26th, 2006

Sonics and Summit Design Team to Accelerate Industrywide SystemC Platform SoC Transformation - Jul 19th, 2006

Summit Design Launches Intellectual Property Initiative To Enable Consistent, Pre-Verified, Multi-Vendor Compatible IP - Jul 7th, 2006


Training organizations click here to join our Trainer Program

 

Universities click here to join our University Program

Home | Corporate | Products | Solutions | News & Events | Support | Partners | Contact Us | Site Map
© 2002-2006 Summit Design, Inc.